

N-Channel Power MOSFET

FEATURES

- Latest super-junction technology
- Low gate charge capacitance
- High gate noise immunity
- RoHS compliant
- Halogen-free

KEY PERFORMANCE PARAMETERS

PARAMETER	VALUE	UNIT
V_{DS} @ $T_{j,max}$	650	V
$R_{DS(on)}$ (max)	200	$m\Omega$
$Q_{g,typ}$	30	nC

APPLICATIONS



- Switching applications
- Industrial



RoHS
COMPLIANT

**HALOGEN
FREE**

ITO-220TL



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V_{DS}	600	V
Gate-Source Voltage	V_{GS}	± 30	V
Continuous Drain Current $(T_c = 25^\circ C)$	I_D	12	A
Pulsed Drain Current (Note 1)	I_{DM}	48	A
Total Power Dissipation @ $T_c = 25^\circ C$	P_D	63	W
Single Pulse Avalanche Energy (Note 2)	E_{AS}	313	mJ
Single Pulse Avalanche Current (Note 2)	I_{AS}	3.5	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to +150	$^\circ C$

THERMAL PERFORMANCE

PARAMETER	SYMBOL	LIMIT	UNIT
Junction to Case Thermal Resistance	$R_{\Theta JC}$	2	$^\circ C/W$
Junction to Ambient Thermal Resistance (Note 3)	$R_{\Theta JA}$	65	$^\circ C/W$

Notes:

1. Pulse Width $\leq 100\mu s$.
2. $L = 50mH$, $R_G = 25\Omega$, Starting $T_J = 25^\circ C$.
3. $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. $R_{\Theta JA}$ is guaranteed by design while $R_{\Theta JA}$ is determined by the user's board design.

ELECTRICAL SPECIFICATIONS ($T_A = 25^\circ\text{C}$ unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static <small>(Note 4)</small>						
Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = 1\text{mA}$	BV_{DSS}	600	--	--	V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 1.65\text{mA}$	$V_{GS(\text{TH})}$	4	4.8	6	V
Gate Body Leakage	$V_{GS} = \pm 30\text{V}, V_{DS} = 0\text{V}$	I_{GSS}	--	--	± 100	nA
Zero Gate Voltage Drain Current	$V_{DS} = 600\text{V}, V_{GS} = 0\text{V}$	I_{DSS}	--	--	100	μA
Drain-Source On-State Resistance	$V_{GS} = 10\text{V}, I_D = 4\text{A}$	$R_{DS(\text{on})}$	--	168	200	$\text{m}\Omega$
	$V_{GS} = 12\text{V}, I_D = 4\text{A}$		--	160	185	
Dynamic <small>(Note 5)</small>						
Total Gate Charge	$V_{DS} = 480\text{V}, I_D = 12\text{A}, V_{GS} = 10\text{V}$	Q_g	--	30	--	nC
Gate-Source Charge		Q_{gs}	--	10	--	
Gate-Drain Charge		Q_{gd}	--	16	--	
Input Capacitance	$V_{DS} = 300\text{V}, V_{GS} = 0\text{V}, f = 100\text{kHz}$	C_{iss}	--	1238	--	pF
Output Capacitance		C_{oss}	--	40	--	
Reverse Transfer Capacitance		C_{rss}	--	7	--	
Gate Resistance	$f = 1.0\text{MHz}$	R_g	--	1.1	--	Ω
Switching <small>(Note 6)</small>						
Turn-On Delay Time	$V_{DD} = 300\text{V}, R_G = 3.3\Omega, I_D = 12\text{A}, V_{GS} = 10\text{V}$	$t_{d(on)}$	--	20	--	ns
Turn-On Rise Time		t_r	--	36	--	
Turn-Off Delay Time		$t_{d(off)}$	--	33	--	
Turn-Off Fall Time		t_f	--	3.1	--	
Source-Drain Diode						
Forward Voltage <small>(Note 4)</small>	$I_S = 4\text{A}, V_{GS} = 0\text{V}$	V_{SD}	--	0.8	1.5	V
Reverse Recovery Time	$I_S = 6\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	t_{rr}	--	257	--	ns
Reverse Recovery Charge		Q_{rr}	--	3.1	--	μC

Notes:







4. Pulse test: Pulse Width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
5. Defined by design. Not subject to production test.
6. Switching time is essentially independent of operating temperature.

ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TSM60NE200CIT C0G	ITO-220TL	50pcs / Tube

CHARACTERISTICS CURVES


($T_c = 25^\circ\text{C}$ unless otherwise noted)




CHARACTERISTICS CURVES

($T_c = 25^\circ\text{C}$ unless otherwise noted)


Capacitance vs. Drain-Source Voltage




BV_{DSS} vs. Junction Temperature




Maximum Safe Operating Area, Junction-to-Case



Source-Drain Diode Forward Current vs. Voltage





Normalized Thermal Transient Impedance, Junction-to-Case




CHARACTERISTICS CURVES




($T_c = 25^\circ\text{C}$ unless otherwise noted)



Normalized gate threshold voltage vs Temperature



PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

ITO-220TL

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. PACKAGE OUTLINE REFERENCE: EIAJ ED-7500A-1, SC-91.
4. MOLDED PLASTIC BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.
5. DWG NO. REF: HQ2SD07-ITO220TL-016 REV B.

MARKING DIAGRAM

Y	= YEAR CODE
WW	= WEEK CODE (01~52)
L	= LOT CODE (1~9, A~Z)
F	= FACTORY CODE

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.