

FEATURES

- 650 V enhancement mode power transistor
- Bottom-cooled, small 5x6 mm PDFN package
- $R_{DS(on)(Typ)} = 150 \text{ m}\Omega$
- $I_{DS(max)} = 11 \text{ A}$
- Ultra-low FOM
- Simple gate drive requirements (0 V to 6 V)
- Transient tolerant gate drive (-20 V / +10 V)
- High switching frequency (> 1 MHz)
- Fast and controllable fall and rise times
- Reverse conduction capability
- Zero reverse recovery loss
- Source Sense (SS) pin for optimized gate drive
- ROHS Compliant
- Halogen-free according to IEC 61249-2-21

KEY PERFORMANCE PARAMETERS


PARAMETER		VALUE	UNIT
V_{DS}		650	V
$R_{DS(on)}$ (max)	$V_{GS} = 6V$	190	m Ω
Q_g		2.2	nC



APPLICATIONS

- Power Adapters
- LED Lighting Drivers
- Fast Battery Charging
- Power Factor Correction
- Appliance Motor Drives
- Wireless Power Transfer
- Industrial Power Supplies

PDFN56



ABSOLUTE MAXIMUM RATINGS (T_{case} = 25 °C except as noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V_{DS}	650	V
Drain-to-Source Voltage – transient (Note 1)	$V_{DS(transient)}$	850	V
Gate-Source Voltage	V_{GS}	-10 to +7	V
Gate-to-Source Voltage - transient (Note 1)	$V_{GS(transient)}$	-20 to +10	V
Continuous Drain Current	I_{DS}	$T_C = 25^\circ\text{C}$	11
		$T_C = 100^\circ\text{C}$	7.2
Pulse Drain Current (Pulse width 10 μs , $V_{GS} = 6 \text{ V}$) (Note 2)	$I_{DS \text{ Pulse}}$	19	A
Operating Junction Temperature	T_J	-55 to +150	$^\circ\text{C}$
Storage Temperature Range	T_S	-55 to +150	$^\circ\text{C}$

Notes:

1. For $\leq 1 \mu\text{s}$
2. Defined by product design and characterization. Value is not tested to full current in production.

THERMAL PERFORMANCE			
PARAMETER	SYMBOL	LIMIT	UNIT
Junction to Case Thermal Resistance	$R_{\theta JC}$	1.4	$^{\circ}\text{C/W}$
Junction to Ambient Thermal Resistance(Note 3)	$R_{\theta JA}$	36.5	$^{\circ}\text{C/W}$

Notes:

- Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz. copper on each layer. The recommendation for thermal vias under the thermal pad is 0.3 mm diameter (12 mil) with 0.635 mm pitch (25 mil). The copper layers under the thermal pad and drain pad are 25 x 25 mm² each. The PCB is mounted in horizontal position without air stream cooling

Electrical Characteristics (Typical values at $T_J = 25^{\circ}\text{C}$, $V_{GS} = 6\text{ V}$ unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Drain-to-Source Blocking Voltage	$V_{GS} = 0\text{ V}$, $I_{DSS} \leq 18\ \mu\text{A}$	$V_{(BL)DSS}$	650	--	--	V
Gate Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 2.4\text{mA}$	$V_{GS(TH)}$	1.1	1.7	2.6	V
Gate-to-Source Current	$V_{GS} = 6\text{ V}$, $V_{DS} = 0\text{ V}$	I_{GS}	--	57	--	μA
Drain-Source Leakage Current	$V_{DS} = 650\text{ V}$, $V_{GS} = 0\text{ V}$ $T_J = 25^{\circ}\text{C}$	I_{DSS}	--	0.7	18	μA
	$V_{DS} = 650\text{ V}$, $V_{GS} = 0\text{ V}$ $T_J = 150^{\circ}\text{C}$		--	143	--	
Drain-Source On-State Resistance	$V_{GS} = 6\text{ V}$, $T_J = 25^{\circ}\text{C}$ $I_{DS} = 3.2\text{ A}$	$R_{DS(on)}$	--	150	190	m Ω
	$V_{GS} = 6\text{ V}$, $T_J = 150^{\circ}\text{C}$ $I_{DS} = 3.2\text{ A}$		--	380	--	
Total Gate Charge	$V_{GS} = 0\text{ to }6\text{ V}$ $V_{DS} = 400\text{ V}$	Q_g	--	2.2	--	nC
Gate-Source Charge		Q_{gs}	--	0.7	--	
Gate-Drain Charge		Q_{gd}	--	0.7	--	
Output Charge		Q_{OSS}	--	19	--	
Gate Plateau Voltage	$V_{DS} = 400\text{ V}$, $I_{DS} = 11\text{ A}$	V_{plat}	--	3.5	--	V
Input Capacitance	$V_{DS} = 400\text{ V}$ $V_{GS} = 0\text{ V}$ $f = 100\text{ kHz}$	C_{iss}	--	70	--	pF
Output Capacitance		C_{oss}	--	20	--	
Reverse Transfer Capacitance		C_{rss}	--	0.4	--	
Effective Output Capacitance Energy Related (Note 4)	$V_{GS} = 0\text{ V}$ $V_{DS} = 0\text{ to }400\text{ V}$	$C_{O(ER)}$	--	30	--	pF
Effective Output Capacitance Time Related (Note 5)		$C_{O(TR)}$	--	47	--	
Internal Gate Resistance	$f = 5\text{ MHz}$	R_G		1.4		Ω
Reverse Recovery Charge		Q_{rr}	--	0	--	nC

Notes:

- $C_{O(ER)}$ is the fixed capacitance that would give the same stored energy as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS} .
- $C_{O(TR)}$ is the fixed capacitance that would give the same charging time as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS} .

Electrical Characteristics cont'd (Typical values at $T_J = 25\text{ }^\circ\text{C}$, $V_{GS} = 6\text{ V}$ unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Turn-On Delay	$V_{DD} = 400\text{ V}$, $V_{GS} = 0\text{-}6\text{ V}$, $I_{DS} = 6\text{ A}$, $R_{G(on)} = 15\text{ }\Omega$, $R_{G(off)} = 2\text{ }\Omega$, $L = 300\text{ }\mu\text{H}$, $L_P = 9\text{ nH}$ (Notes 6, 7, 8)	$t_{D(on)}$	--	5	--	nS
Rise Time		t_R	--	5	--	
Turn-Off Delay		$t_{D(off)}$	--	8	--	
Turn-Off Fall Time		t_F	--	10	--	
Switching Energy during turn-on		E_{on}	--	20	--	μJ
Switching Energy during turn-off		E_{off}	--	5.8	--	
Output Capacitance Stored Energy		E_{oss}	--	2.4	--	





Notes:

6. See Figure 16 for switching test circuit diagram.
7. See Figure 17 for switching time definition waveforms.
8. L_P = parasitic inductance

ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TSG65N190CR RVG	PDFN56	3000pcs / 13" Reel

Electrical Performance Graphs



Electrical Performance Graphs




Figure 5: Typical I_{DS} vs. V_{DS} @ $V_{GS} = 6V$




Figure 6: Typical V_{GS} vs. Q_G @ $V_{DS} = 100, 400V$




Figure 7: Typical C_{ISS} , C_{OSS} , C_{RSS} vs. V_{DS}




Figure 8: Typical C_{OSS} Stored Energy

Electrical Performance Graphs




Figure 9: Typical I_{SD} vs. V_{SD} @ $T_J = 25\text{ }^\circ\text{C}$




Figure 10: Typical I_{SD} vs. V_{SD} @ $T_J = 150\text{ }^\circ\text{C}$




Figure 11: Typical I_{DS} vs. V_{GS}




Figure 12: Normalized $R_{DS(on)}$ as a function of T_J

Thermal Performance Graphs




Figure 13: Safe Operating Area @ $T_{case} = 25\text{ }^{\circ}\text{C}$




Figure 14: Power Derating vs. T_{case}




Figure 15: Transient Thermal Impedance

(1.00 = Nominal DC thermal impedance)

Test Circuits







Figure 16: Switching Test Circuit



PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



Recommended PCB Footprint



MARKING DIAGRAM



- Y** = Year Code
- WW** = Week Code (01~52)
- L** = Lot Code (1~9,A~Z)
- F** = Factory Code

#1

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.