

### **FEATURES**

- 650 V enhancement mode power transistor
- Bottom-cooled, 8x8 mm PDFN package
- RDS(on)(Typ) =  $78 \text{ m}\Omega$
- IDSmax,DC = 18 A / IDSmax,Pulse = 35 A
- Simple gate drive requirements (0 V to 6 V)
- Transient tolerant gate drive (-20 V / +10 V)
- High switching frequency (> 1 MHz)
- Fast and controllable fall and rise times
- Reverse conduction capability
- Zero reverse recovery loss
- Source Sense (SS) pin for optimized gate drive
- ROHS Compliant
- Halogen-free

-			A =	 ~ ~	•
Δ	•		Δ	 วทร	•

- Consumer and Industrial Power Supplies
- Power Adapters
- LED Lighting Drivers
- Fast Battery Charging
- Power Factor Correction
- Appliance and Industrial Motor Drives
- Wireless Power Transfer


KEY PERFORMANCE PARAMETERS						
PARA	METER	VALUE	UNIT			
\	/ <sub>DS</sub>	650	V			
R <sub>DS(on)</sub> (max)	V <sub>GS</sub> = 6V	110	mΩ			
	Qg	4	nC			







### PDFN88



ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25°C unless otherwise noted)							
PARAMETER	SYMBOL	LIMIT	UNIT				
Drain-Source Voltage	V <sub>DS</sub>	650	V				
Drain-to-Source Voltage – transient (Note	1)	VDS(transient)	850	V			
Gate-Source Voltage		V <sub>GS</sub>	-10 to +7	V			
Gate-to-Source Voltage - transient (Note 1	)	VGS(transient)	-20 to +10	V			
Continuous Drain Current $ T_{C} = 25^{\circ}C $ $ T_{C} = 100^{\circ}C $			18				
		IDS	12	Α			
Pulse Drain Current (Pulse width 10 µs, Vss = 6 V) (Note 2)		DS Pulse	35				
Operating Junction Temperature		TJ	-55 to +150	°C			
Storage Temperature Range		Ts	-55 to +150	°C			

1

#### Notes:

- 1. For  $\leq$  100 µs
- 2. Defined by product design and characterization. Value is not tested to full current in production.



THERMAL PERFORMANCE							
PARAMETER	SYMBOL	LIMIT	UNIT				
Junction to Case Thermal Resistance	Rejc	1.24	°C/W				
Junction to Ambient Thermal Resistance(Note 3)	R <sub>OJA</sub>	36	°C/W				

### Notes:

3. Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz. copper on each layer. The recommendation for thermal vias under the thermal pad is 0.3 mm diameter (12 mil) with 0.635 mm pitch (25 mil). The copper layers under the thermal pad and drain pad are 25 x 25 mm2 each. The PCB is mounted in horizontal position without air stream cooling

<b>Electrical Characteristics</b> (Typical values at T <sub>J</sub> = 25 °C, V <sub>GS</sub> = 6 V unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Drain-to-Source Blocking Voltage	Vgs = 0 V, Ipss ≤ 35 μA	V(BL)DSS	650			V
Gate Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 4.8 \text{mA}$	V <sub>GS(TH)</sub>	1.1	1.7	2.6	V
Gate-to-Source Current	Vgs = 6 V, Vps = 0 V	lgs		110		μΑ
Duit Ou wall and ou O wall	V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V T <sub>J</sub> = 25 °C	I <sub>DSS</sub>		1.2	35	μA
Drain-Source Leakage Current	V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V T <sub>J</sub> = 150 °C			42		
Duit Ou and Out Duit I	Vgs = 6 V, TJ = 25 °C Ips = 5.5 A	R <sub>DS(on)</sub>		78	110	mΩ
Drain-Source On-State Resistance	Vgs = 6 V, TJ = 150 °C IDS = 5.5 A			197		
Total Gate Charge	Vgs = 0 to 6 V Vps = 400 V	Qg		4		nC
Gate-Source Charge		Qgs		1.2		
Gate-Drain Charge		Qgd		1.2		
Output Charge	Vgs = 0 V, Vps = 400 V	Qoss		37		
Gate Plateau Voltage	Vps = 400 V,lps = 18 A	Vplat		3.5		V
Internal Gate Resistance	f = 5 MHz, open drain	Rg		1.3		Ω
Input Capacitance	Vps = 400 V	Ciss		132		
Output Capacitance	Vgs = 0 V	Coss		34		
Reverse Transfer Capacitance	f = 100 kHz	Crss		0.4		
Effective Output Capacitance Energy Related (Note 4)	Vgs = 0 V	C <sub>O(ER)</sub>		58		pF
Effective Output Capacitance Time Related (Note 5)	Vps = 0 to 400 V	C <sub>O(TR)</sub>		90		
Reverse Recovery Charge		Qrr		0		nC

#### Notes:

- 4. Co(ER) is the fixed capacitance that would give the same stored energy as Coss while VDs is rising from 0 V to the stated VDs.
- 5. Co(TR) is the fixed capacitance that would give the same charging time as Coss while Vps is rising from 0 V to the stated Vps.



Electrical Characteristics cont'd (Typical values at T <sub>J</sub> = 25 °C, V <sub>GS</sub> = 6 V unless otherwise noted)							
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT	
Turn-On Delay	VDD = 400 V,	t <sub>D(on)</sub>		1.5			
Rise Time	$V_{GS} = +6/-3 V$ ,	t <sub>R</sub>		5.0			
Turn-Off Delay	lps = 10 A,	t <sub>D(off)</sub>		2.9		nS	
Turn-Off Fall Time	$R_{G(on)} = 10 \Omega,$ $R_{G(off)} = 2 \Omega,$	t <sub>F</sub>		4.8			
Switching Energy during turn-on	$L = 110  \mu\text{H},  \text{Lp} = 12  \text{nH}$	Eon		16.4			
Switching Energy during turn-off	(Notes 6 , 7, 8)	Eoff		7.5		] ,,,	
Output Capacitance Stored	Vps = 400 V	E		4.6		μJ	
Energy	Vgs = 0 V, f = 100 kHz	Eoss		4.6			

### Notes:

- 6. See Figure 16 for switching test circuit diagram.
- 7. See Figure 17 for switching time definition waveforms.
- 8. Lp = parasitic inductance


### **ORDERING INFORMATION**


ORDERING CODE	PACKAGE	PACKING
TSG65N110CE RVG	PDFN88	3,000pcs / 13" Reel

Version: A2303



# **Electrical Performance Graphs**





Version: A2303

190

4

5

10

Figure 4:  $R_{DS(on)}$  vs.  $I_{DS}$  at  $T_J = 150$   $^{\circ}C$ 

I<sub>DS</sub> (A)

15

20



# **Electrical Performance Graphs**






Figure 7: Typical C<sub>ISS</sub>, C<sub>OSS</sub>, C<sub>RSS</sub> vs. V<sub>DS</sub>





Version: A2303



# **Electrical Performance Graphs**





Figure 9: Typical  $I_{SD}$  vs.  $V_{SD}$  @  $T_J = 25$   $^{\circ}$ C






Figure 10: Typical  $I_{SD}$  vs.  $V_{SD}$  @  $T_J$  = 150  ${}^{\circ}$ C




Figure 12: Normalized RDS(on) as function of TJ



# **Thermal Performance Graphs**





Figure 13: Safe Operating Area @ T<sub>case</sub> = 25°C






Figure 14: Derating vs. Case Temperature

Version: A2303



# **Test Circuits**






Figure 16: Switching Test Circuit





8




### PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)







# **Recommended PCB Footprint**



### **MARKING DIAGRAM**



Y = Year Code

**WW** = Week Code (01~52)

 $\mathbf{L} = \text{Lot Code } (1~9, A~Z)$ 

**F** = Factory Code



### **Notice**

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.