

## FEATURES

- 650 V enhancement mode power transistor
- Bottom-cooled, 8x8 mm PDFN package
- $R_{DS(on)}$ (Typ) = 50 mΩ
- $I_{DS(max)}$  = 30 A
- Simple gate drive requirements (0 V to 6 V)
- Transient tolerant gate drive (-20 V / +10 V)
- High switching frequency (> 1 MHz)
- Fast and controllable fall and rise times
- Reverse conduction capability
- Zero reverse recovery loss
- Source Sense (SS) pin for optimized gate drive
- ROHS Compliant
- Halogen-free

## KEY PERFORMANCE PARAMETERS

PARAMETER	VALUE	UNIT
$V_{DS}$	650	V
$R_{DS(on)}$ (max)	$V_{GS} = 6V$	mΩ
$Q_g$	6.7	nC




✓  
**RoHS  
COMPLIANT**

**HALOGEN  
FREE**

## APPLICATIONS

- Bridgeless Totem Pole PFC
- Consumer, Industrial and Datacenter High Density Power Supply
- High Power Adapters
- LED Lighting Drivers
- Solar Inverter
- Uninterruptable Power Supplies
- Appliance and Industrial Motor Drives
- Laser Drivers
- Wireless Power Transfer



## ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	$V_{DS}$	650	V
Drain-to-Source Voltage - transient (Note 1)	$V_{DS(transient)}$	850	V
Gate-Source Voltage	$V_{GS}$	-10 to +7	V
Gate-to-Source Voltage - transient (Note 1)	$V_{GS(transient)}$	-20 to +10	V
Continuous Drain Current	$I_{DS}$	30	A
		20	
Pulse Drain Current (Pulse width 10 μs, $V_{GS} = 6 V$ ) (Note 2)	$I_{DS\ Pulse}$	60	
Operating Junction Temperature	$T_J$	-55 to +150	°C
Storage Temperature Range	$T_S$	-55 to +150	°C

### Notes:

1. For  $\leq 100 \mu s$ .
2. Defined by product design and characterization.

**THERMAL PERFORMANCE**

PARAMETER	SYMBOL	LIMIT	UNIT
Junction to Case Thermal Resistance	$R_{\theta JC}$	0.5	°C/W
Junction to Ambient Thermal Resistance(Note 3)	$R_{\theta JA}$	35	°C/W

**Notes:**

3. Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz. copper on each layer. The recommendation for thermal vias under the thermal pad is 0.3 mm diameter (12 mil) with 0.635 mm pitch (25 mil). The copper layers under the thermal pad and drain pad are 25 x 25 mm<sup>2</sup> each. The PCB is mounted in horizontal position without air stream cooling

**Electrical Characteristics** (Typical values at  $T_J = 25$  °C,  $V_{GS} = 6$  V unless otherwise noted)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Drain-to-Source Blocking Voltage	$V_{GS} = 0$ V, $I_{DS} \leq 58$ $\mu$ A	$V_{(BL)DSS}$	650	--	--	V
Gate Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 7.5$ mA	$V_{GS(TH)}$	1.1	1.7	2.6	V
Gate-to-Source Current	$V_{GS} = 6$ V, $V_{DS} = 0$ V	$I_{GS}$	--	182	--	$\mu$ A
Drain-Source Leakage Current	$V_{DS} = 650$ V, $V_{GS} = 0$ V $T_J = 25$ °C	$I_{DSS}$	--	2	58	$\mu$ A
	$V_{DS} = 650$ V, $V_{GS} = 0$ V $T_J = 150$ °C		--	70	--	
Drain-Source On-State Resistance	$V_{GS} = 6$ V, $T_J = 25$ °C $I_{DS} = 5.5$ A	$R_{DS(on)}$	--	50	68	$m\Omega$
	$V_{GS} = 6$ V, $T_J = 150$ °C $I_{DS} = 5.5$ A		--	127	--	
Total Gate Charge	$V_{GS} = 0$ to 6 V $V_{DS} = 400$ V	$Q_g$	--	6.7	--	$nC$
Gate-Source Charge		$Q_{gs}$	--	1.9	--	
Gate-Drain Charge		$Q_{gd}$	--	2	--	
Output Charge	$V_{GS} = 0$ V, $V_{DS} = 400$ V	$Q_{OSS}$	--	61	--	
Gate Plateau Voltage	$V_{DS} = 400$ V, $I_{DS} = 30$ A	$V_{plat}$	--	3.5	--	V
Internal Gate Resistance	$f = 5$ MHz, open drain	$R_G$		1.3		$\Omega$
Input Capacitance	$V_{DS} = 400$ V $V_{GS} = 0$ V $f = 100$ kHz	$C_{iss}$	--	235	--	$pF$
Output Capacitance		$C_{oss}$	--	60	--	
Reverse Transfer Capacitance		$C_{rss}$	--	0.6	--	
Effective Output Capacitance Energy Related (Note 4)	$V_{GS} = 0$ V $V_{DS} = 0$ to 400 V	$C_{O(ER)}$	--	96	--	$pF$
Effective Output Capacitance Time Related (Note 5)		$C_{O(TR)}$	--	150	--	
Reverse Recovery Charge		$Q_{rr}$	--	0	--	$nC$

**Notes:**

4.  $C_{O(ER)}$  is the fixed capacitance that would give the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 V to the stated  $V_{DS}$ .
5.  $C_{O(TR)}$  is the fixed capacitance that would give the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 V to the stated  $V_{DS}$ .

<b>Electrical Characteristics cont'd</b> (Typical values at $T_J = 25^\circ\text{C}$ , $V_{GS} = 6\text{ V}$ unless otherwise noted)						
<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>SYMBOL</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNIT</b>
Turn-On Delay	$V_{DD} = 400\text{ V}$ , $V_{GS} = +6/-3\text{ V}$ , $I_{DS} = 15\text{ A}$ , $R_{G(on)} = 15\text{ }\Omega$ , $R_{G(off)} = 2\text{ }\Omega$ , $L = 90\text{ }\mu\text{H}$ , $L_P = 12\text{ nH}$ (Notes 6 , 7, 8)	$t_{D(on)}$	--	8.2	--	nS
Rise Time		$t_R$	--	6.3	--	
Turn-Off Delay		$t_{D(off)}$	--	10.8	--	
Turn-Off Fall Time		$t_F$	--	5.7	--	$\mu\text{J}$
Switching Energy during turn-on		$E_{on}$	--	50	--	
Switching Energy during turn-off		$E_{off}$	--	10	--	
Output Capacitance Stored Energy	$V_{DS} = 400\text{ V}$ $V_{GS} = 0\text{ V}$ , $f = 100\text{ kHz}$	$E_{oss}$	--	8	--	

**Notes:**

6. See Figure 16 for switching test circuit diagram.
7. See Figure 17 for switching time definition waveforms.
8.  $L_P$  = parasitic inductance

## ORDERING INFORMATION

<b>ORDERING CODE</b>	<b>PACKAGE</b>	<b>PACKING</b>
TSG65N068CE RVG	PDFN88	3,000pcs / 13" Reel

## Electrical Performance Graphs




Figure 1: Typical I<sub>DS</sub> vs. V<sub>DS</sub> @ T<sub>J</sub> = 25 °C




Figure 2: Typical I<sub>DS</sub> vs. V<sub>DS</sub> @ T<sub>J</sub> = 150 °C




Figure 3: R<sub>DS(on)</sub> vs. I<sub>DS</sub> at T<sub>J</sub> = 25 °C




Figure 4: R<sub>DS(on)</sub> vs. I<sub>DS</sub> at T<sub>J</sub> = 150 °C

## Electrical Performance Graphs




Figure 5: Typical I<sub>DS</sub> vs. V<sub>DS</sub> @ V<sub>GS</sub> = 6 V




Figure 6: Typical V<sub>GS</sub> vs. Q<sub>G</sub> @ V<sub>DS</sub> = 100, 400 V




Figure 7: Typical C<sub>iss</sub>, C<sub>oss</sub>, C<sub>rss</sub> vs. V<sub>DS</sub>




Figure 8: Typical C<sub>oss</sub> Stored Energy

## Electrical Performance Graphs

Reverse Conduction Characteristics




Figure 9: Typical  $I_{SD}$  vs.  $V_{SD}$  @  $T_J = 25^\circ C$

Reverse Conduction Characteristics




Figure 10: Typical  $I_{SD}$  vs.  $V_{SD}$  @  $T_J = 150^\circ C$

$I_{DS}$  vs.  $V_{GS}$  Characteristics




Figure 11: Typical  $I_{DS}$  vs.  $V_{GS}$

$R_{DS(on)}$  Temperature Dependence







Figure 12: Normalized  $R_{DS(on)}$  as a function of  $T_J$

## Thermal Performance Graphs



## Test Circuits







Figure 16: Switching Test Circuit



**PACKAGE OUTLINE DIMENSIONS** (Unit: Millimeters)

**Recommended PCB Footprint**

**MARKING DIAGRAM**


**Y** = Year Code  
**WW** = Week Code (01~52)  
**L** = Lot Code (1~9,A~Z)  
**F** = Factory Code

## Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.