

Low Power Low Offset Voltage Dual Comparators


GENERAL DESCRIPTION

The TS393 is dual independent precision voltage comparators capable of single-supply or split-supply operation. The specifications as low as 2.0 mV make this device an excellent ground level with single-supply operation. Input offset-voltage selection for many applications in consumer automotive, and It is designed to permit a common mode range-to-industrial electronics.

FEATURES

- Output voltage compatible with DTL, ECL, TTL, MOS and CMOS Logic levels
- Low input bias current 25nA
- Low input offset current ±0.5nA
- Low input offset voltage ±2mV (typ)
- Input common mode range to ground level
- Differential input voltage range equal to power supply voltage
- Very low supply current drain (0.4mA) independent of supply voltage
- Wide single-supply range 2V~36V Splitsupply range ±1V to ±18V
- RoHS compliant
- Halogen-free





Pin Definition:


- . Output A 5.
- Input A (-) 6. Input B (-)
- 3. Input A (+)
- 7. Output B

Input B (+)

- 4. GND
- 8. Vcc

Notes: Moisture sensitivity level: level 3. Per J-STD-020

TYPICAL APPLICATIN CIRCUIT



D1 prevents input from going negative by more than 0.6 V.

$$R1 + R2 = R3$$

 $R3 \le \frac{R5}{10}$ for small error in zero crossing.

Zero Crossing Detector (Single Supply)

1





ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted) (Note 1)						
PARAMETER	SYMBOL	LIMIT	UNIT			
Supply Voltage	Vcc	+36 or ±18	V			
Differential Input Voltage	V _{IDR}	36	V			
Input Common Mode Voltage Range	Vicr	-0.3 to 36	V			
Input Current	I _{IN}	50	mA			
Output Short Circuit to Ground	Isc	Continuous				
Output Sink Current	Isink	20	mA			
Operating Temperature Range	T _{OPR}	0 ~ +70	°C			
Junction Temperature	TJ	150	°C			
Storage Temperature Range	T _{STG}	-65 ~ +150 °C				
Lead Temperature 1.6mm (1/16") from case for 10s.	T _{LEAD}	260	°C			

ELECTRICAL CHARACTERISTICS (V _{CC} = 5V, T _A = 25°C unless otherwise noted)					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Input Offset Voltage (note 3)	Vio		2	5	mV
Input Offset Current		I ₁₀		50	nA
$I_{IN(+)}$ - $I_{IN(-)}$, $V_{CM}=0V$	I _{IO}				
Input Offset Current (note 4)				250	nA
I _{IN(+)} - I _{IN(-)} , V _{CM} =0V	I _{IB}				
Input Common Mode Voltage Range (note 5)	V	-0		V _{CC} -1.5	V
Vcc=30V	V _{ICR}				
Voltage Gain	Δ	50	200		V/mV
R _L ≥15K, V _{CC} =15V, Vo=1V~11V	Avol				
Large Signal Response Time					
Vin=TTL Logic Swing. V _{REF} = 1.4V,			300		ns
V_{RL} =5V. R_L =5.1k Ω					
Response Time (note 6)	+		1.3		μs
V_{RL} =5V. R_L =5.1k Ω	tтьн				
Output Sink Current	I _{SINK}	6.0	16		mA
V _{IN} (-)=1V, V _{IN} (+)=0V, Vo≤1.5V	ISINK				
Output Saturation Voltage	VoL		250	400	mV
V _{IN} (-)=1V, V _{IN} (+)=0V, I _{SINK} ≤4mA	VOL				
Output Leakage Current	I _{OL}		0.1		nA
V _{IN} (-)=0V, V _{IN} (+)=1V, Vo=5V	IOL		0.1		ш
Supply Current					
$R_L = \infty$, $V_{CC} = 5V$	Icc		0.4	1.0	mA
$R_L = \infty$, $V_{CC} = 36V$			1.0	2.5	

2



ELECTRICAL CHARACTERISTICS


Note:

- 1. The max. Output current may be as high as 20mA, independent of the magnitude of V_{CC}, output short circuits to V_{CC} can cause excessive heating and eventual destruction.
- 2. This magnitude of input current will only occur if the input leads are driven more negative than ground or the negative supply voltage. This is due to the input PNP collector base junction becoming forward biased acting as an input clamp diode. There is also a lateral PNP parasitic transistor action on the IC chip. This phenomenon can cause the output voltage of the comparators to go to the Vcc voltage level (or ground if overdrive is large) during the time the input is driven negative. This will not destroy the device and normal output states will recover when the inputs become -0.3V of ground or negative supply.
- 3. At output switch point, Vo=1.4Vdc, Rs=0Ω with Vcc from 5Vdc to 30Vdc, and over the full input common-mode
- 4. Due to the PNP transistor inputs, bias current will flow out of the inputs, this current is essentially constant independent of the output state, therefore, no loading changes will exist on the input lines.
- Input common mode of either input should not be permitted to go more than 0.3V negative of ground or minus supply. The
 upper limit of common mode range is V_{CC} 1.5V but either or both inputs can be taken to as high as 30volts without
 damage.
- 6. Response time is specified with a 100mV step and 5.0mV of overdrive. With larger magnitudes of overdrive faster response times are obtainable.

ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TS393CD C3G	DIP-8	50pcs / Tube
TS393CS RLG	SOP-8	2,500pcs / 13" Reel

BLOCK DIAGRAM



3



ELECTRICAL CHARACTERISTICS CURVE




Figure 1. Input Bias Current vs.
Power Supply Voltage




Figure 3. Power Supply Current vs. Power Supply Voltage




Figure 2. Output Saturation Voltage vs.
Output Sink Current

Version: C2408

4



APPLICATION INFORMATION

This dual comparator feature high gain, wide bandwidth characteristics. This gives the device oscillation tendencies if the outputs are capacitive coupled to the inputs via stray capacitance. This oscillation manifests itself during output transitions (V_{OL} to V_{OH}). To alleviate this situation input resistors<10k Ω should be used. The addition of positive feedback (<10 mV) is also recommended. It is good design practice to ground all unused pins. Differential input voltages may be larger than supply voltage without damaging the comparator's inputs. Voltages more negative than -0.3V should not be used.




Figure 4. Time Delay Generator

Figure 5. Free-Running Square-Wave Oscillator




Figure 6. Zero Crossing Detector (Single Supply)





Figure 7. Comparator with Hysteresis




PACKAGE OUTLINE DIMENSIONS

DIP-8



6



P/N = PRODUCT DEVICE CODE

Y = YEAR CODE

M = MONTH CODE FOR HALOGEN FREE PRODUCT

L = LOT CODE


NOTES: UNLESS OTHERWISE SPECIFIED


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THIS CONFORM TO JEDEC PACKAGE REGISTRATION MS-001, VARIATION BA, ISSUE D.
- 4. DWG NO. REF: HQ2SD07-DIP8-014 REV A.



PACKAGE OUTLINE DIMENSIONS

SOP-8





MARKING DIAGRAM


P/N = PRODUCT DEVICE CODE

= YEAR CODE

М = MONTH CODE FOR HALOGEN FREE PRODUCT

P=FEB O =JAN Q=MAR R = APRV = AUG S = MAY T =JUN U=JUL X =OCT Y=NOV Z = DECW =SEP

L = LOT CODE



(REFERENCE ONLY)

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PACKAGE OUTLINE REFERENCE: JEDEC MS-012, ISSUE G, VARIATION AA.

4\ MOLDED PLASTIC BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

5. DWG NO REF: HQ2SD07-SOP8STD-028 REV A.



Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.